Mienzaniso yeMibvunzo Kukurukura Nheyo dzeLogic Gates

Mienzaniso yeMibvunzo Kukurukura Nheyo dzeLogic Gates

Pendauluan

Mumagetsi nemakombiyuta, mageti elogic ndiwo matanho makuru ekuita sarudzo. Anotora imwe kana kupfuura maBoolean inputs (echokwadi kana enhema, 1 kana 0) uye anoburitsa imwe chete Boolean output. Mageti elogic ndiwo hwaro hwemaseketi edhijitari, akadai sema microprocessors, memory, uye mamwe maseketi ekudzora. Chinyorwa chino chichataura nezvematambudziko akati wandei uye chichakurukura misimboti yekutanga yemageti elogic, nekutarisa kukuru pamageti e AND, OR, NOT, NAND, NOR, XOR, uye XNOR.

Nheyo dzekutanga dzeLogic Gates

Kuti tinzwisise mibvunzo yemuenzaniso, tinofanira kutanga tanzwisisa misimboti yekutanga yerudzi rumwe nerumwe rwegedhi repfungwa.

1. Uye gedhi:
– Zvinobuda zvichava 1 chete kana zvese zvinopinda zviri 1.
- Tafura Yechokwadi:
| A | B | A na B |
|——|————|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

2. KANA gedhi:
- Kubuda kuchava 1 kana imwe yezvinongedzo iri 1.
- Tafura Yechokwadi:
| A | B | A KANA B |
|——|————|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

3. Kwete gedhi:
- Zvinobuda zvichave zvakasiyana nezvinopinzwa.
- Tafura Yechokwadi:
| A | Kwete A |
|—|——-|
| 0 | 1 |
| 1 | 0 |

4. Gedhi reNAND (Kwete UYE):
- Zvinobuda zviri muchikamu che "AND gate".
- Tafura Yechokwadi:
| A | B | A NAND B |
|——|————-|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

5. Gedhi (Kwete kana):
- Zvinobuda zviri muchikamu che OR gate.
- Tafura Yechokwadi:
| A | B | A kana B |
|——|————|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

VERENGA ZVIMWEWO  Mibvunzo Yemuenzaniso Inotsanangura Nezve Photoelectric Effect

6. Gedhi reXOR (Rakasarudzika KANA):
- Kubuda kuchava 1 kana kupinda kwakasiyana.
- Tafura Yechokwadi:
| A | B | A XOR B |
|——|————|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

7. Gedhi reXNOR (Exclusive NOR):
- Kubuda kuchava 1 kana kupinda kwakafanana.
- Tafura Yechokwadi:
| A | B | A XNOR B |
|——|————-|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Mibvunzo yemuenzaniso nekukurukurirana

Ngatikurukurei mimwe mienzaniso yezvinetso zvine chekuita nemagedhi aya akasiyana-siyana ekufunga.

Muenzaniso 1: Musanganiswa we AND ne OR Gates

Mubvunzo:
Ngatitii pane zvinhu zvitatu zvinopinda A, B, naC. Verengai zvinobuda mu logic circuit inotevera:
– Mubvunzo wekutanga = A neB
– Mubvunzo wechipiri = Mubvunzo wekutanga kana kuti wechipiri

Kukurukurirana:
Matanho ekugadzirisa:
1. Sarudza kukosha kweQ1.
2. Shandisa kukosha kweQ1 kuti uone Q2.

Ngatitii A = 1, B = 0, uye C = 1:

1. Q1 = A UYE B = 1 UYE 0 = 0
2. Mubvunzo wechipiri = Mubvunzo wekutanga kana kuti C = 0 kana 1 = 1

Saka, kuburitsa kwekupedzisira kweQ2 i1.

Muenzaniso Mubvunzo 2: Musanganiswa weNAND ne AND Gates

Mubvunzo:
Kana tine ma inputs maviri X na Y, sarudza kubuda kwe logic circuit inotevera:
– Mubvunzo 1 = X NAND Y
– Mubvunzo wechipiri = Mubvunzo wekutanga na X

Kukurukurirana:
Ngativerengei zvinobuda zvichibva pamisanganiswa inogona kuiswa. Ngatitii X = 1 uye Y = 1:

1. Q1 = X NAND Y = 1 NAND 1 = KWETE(1 UYE 1) = KWETE(1) = 0
2. Mubvunzo wechipiri = Mubvunzo wekutanga uye X = 0 uye 1 = 0

Saka, kuburitsa kwekupedzisira kweQ2 i0.

VERENGA ZVIMWEWO  Simba remagineti rakatenderedza magetsi emagetsi

Muenzaniso 3: Musanganiswa weXOR neNOR Gates

Mubvunzo:
Verengai zvinobuda zve logic circuit inotevera ne inputs D na E:
– Muganho wekutanga = D XOR E
– Mubvunzo wechipiri = Mubvunzo wekutanga kana E

Kukurukurirana:
Ngativerengei zvinobuda zvichibva pamisanganiswa inogona kuiswa. Ngatitii D = 0 naE = 1:

1. Q1 = D XOR E = 0 XOR 1 = 1
2. Mubvunzo wechipiri = Mubvunzo wekutanga kana E = 1 kana 1 = Kwete (1 kana 1) = Kwete (1) = 0

Saka, kuburitsa kwekupedzisira kweQ2 i0.

Muenzaniso Mubvunzo 4: Kushandisa Mageti Matatu Akasiyana eLogic

Mubvunzo:
Nekushandisa zvinhu zvitatu P, Q, naR, verengai kubuda kwe logic circuit inotevera:
– Mubvunzo 1 = P UYE Mubvunzo
– Mubvunzo wechipiri = Mubvunzo wekutanga kana kuti R
– Mubvunzo 3 = KWETE Mubvunzo 2

Kukurukurirana:
Matanho ekugadzirisa:
1. Verenga Q1 ne UYE gedhi.
2. Shandisa Q1 kuverenga Q2 ne OR gate.
3. Shandisa Q2 kuverenga Q3 negedhi risingashandisi gate.

Ngatitii P = 1, Q = 0, uye R = 1:

1. Q1 = P UYE Q = 1 UYE 0 = 0
2. Mubvunzo wechipiri = Mubvunzo wekutanga kana kuti R = 0 kana 1 = 1
3. Mubvunzo 3 = KWETE Mubvunzo 2 = KWETE 1 = 0

Saka, kuburitsa kwekupedzisira kweQ3 i0.

Muenzaniso Mubvunzo 5: Kugadzira Logic Circuit

Mubvunzo:
Gadzira logic circuit inoburitsa TRUE output kana uye chete kana maviri e inputs matatu (A, B, C) ari TRUE.

VERENGA ZVIMWEWO  Mitsetse yemagetsi

Kukurukurirana:
Kuti tiwane mhinduro inogutsa zviri pamusoro apa, tinogona kushandisa musanganiswa unotevera wemagate elogic:

1. Mubvunzo 1 = A UYE B UYE (Kwete C)
2. Mubvunzo wechipiri = A UYE (Kwete B) UYE C
3. Q3 = (Kwete A) uye B na C
4. Zvinobuda = Q1 KANA Q2 KANA Q3

Ngationgororei nhanho nhanho kuti tione musanganiswa chaiwo wekupinda. Ngatitii A = 1, B = 1, uye C = 0:

1. Q1 = A UYE B UYE (Kwete C) = 1 UYE 1 UYE 1 = 1
2. Q2 = A UYE (Kwete B) UYE C = 1 UYE 0 UYE 0 = 0
3. Q3 = (Kwete A) uye B naC = 0 uye 1 uye 0 = 0
4. Zvinobuda = Q1 KANA Q2 KANA Q3 = 1 KANA 0 KANA 0 = 1

Saka, dunhu iri rinopa TRUE output chete kana maviri pa matatu ari TRUE.

Mhedziso

Muchinyorwa chino, takurukura misimboti yekutanga yemagedhi elogic uye takapa mienzaniso yakati wandei yezvinetso netsananguro. Kuziva misimboti uye mashandiro emagedhi elogic kwakakosha kune chero munhu anoshanda nemaseketi edhijitari, ma microprocessors, kana mamwe minda ine chekuita nazvo. Kunzwisisa mashandiro ebasa uye logic iri shure kwemagedhi aya kunotibvumira kugadzira maseketi akaomarara uye anoshanda zvakanaka. Tinovimba mienzaniso iyi yave ichibatsira mukudzamisa kunzwisisa kwedu magedhi elogic.

Siya mhinduro